[1]
R, H. et al. 2026. Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency. International Journal of Artificial Intelligence and Machine Learning. 6, 4s (Jun. 2026), 476–480.