(1)
R, H.; Tune, H. N.; Lepcha, D.; ugli, O. M. B. Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency. IJAIML 2026, 6, 476-480.