1.
R H, Tune HN, Lepcha D, ugli OMB. Co-Designing Neural Architectures And Hardware Accelerators For Maximum Inference Efficiency. IJAIML [Internet]. 2026 Jun. 1 [cited 2026 Jul. 4];6(4s):476-80. Available from: https://www.svedbergopen.com/index.php/ijaiml/article/view/477